



FIG. 1





28x2.2=62 MIPS DSP

 $FIG.\ 3$ Performance of Channel codec routines

ROUTINES	DSP UTILIZATION C5x	PROC PROTOCOL PP UTILIZATION
16 BIT CRC IDENTIFICATION	6 INSTR/BIT 5 INSTR/BIT	4 INSTR/BIT 1 INSTR/BIT
RATIO		
SEL/INSTR EFFICIENCY NO. OF TRANS	x1 58 KTx	x2.2 6.5 KTx

FIG. 4

28 MIPS

MIPS

PERFORMANCE OF MODEM ROUTINES

ROUTINES	DSP UTILIZATION C5	ARRAY PROC
METRIC COMPUTATION 57 SYMBOLS (4 SAMPLES)	43800 CYCLES	4400 CYCLES

RATIO		
INSTRUCTION SETTING EFFICIENCY	x1	x10
MIPS	28 MIPS	28x10=280 MIPS DSP






FIG. 5








FIG. 11

	0P (CODE											
TYPE				l									
0	0 0	ALU	Сс	1	k	(W	Rm		K			INTERED /
1	0 1	ALU	Сс	1	D۱	ΛA	W	Rm		DMA		L	U INTEGER/ ■ TRANSFER
2	1 0	ALU	Сс	1	(0)	+	W	Rm	Rn	FP	S	L	I INANSI LIK
3	1 1	CODE	Сс		(9)	D	W	РМА				MONITORING .	
4	1 1	CODE	Сс		@	+	W		Rn				MONTORING




FIG. 12

ALU 0 - SUB 1 - CPL 2 - ADD 3 - AND	CODE O - ST TYPE 1 1 - ST TYPE 2 2 - B TYPE 3 3 - B TYPE 4	Cc 0 - NEVER 1 - ALWAYS 2 - Z 3 - NZ	8 - Z12 9 - L0 10 - LE 11 - G
4 - OR 5 - XOR 6 - PASSA 7 - SUBC	4 – CALL 5 – RTS 6 – RTI 7 – STOP	4 - ZD 5 - C 6 - NC 7 - USER	12 - GE 13 - NU 14 - (BL) 15 -
 Rm/Rn			
0 - P0 1 - P1 2 - A 3 - B 4 - X 5 - PC 6 - SW	0 - R/W BYTE 1 - R/W WORD	0 - Rm LOW 1 - Rm HIGH L 0 - DMA/Rn LOW	0 - PASS 1 - SRA 2 - SLL 3 - SRL
		0 — DMA/Rn LOW 1 — DMA/Rn HİGH ———————	

